A SERVICE OF

logo

50
CHAPTER 3 CPU
Figure 3.6-1 Clock supply map
LCD controller/driver
Serial I/O
Peripheral functions
Timebase timer
Supply to the CPU
1 tinst
Clock controller
Pin
X1
Pin
X0
Oscillation
Watchdog timer
8-bit PWM timer
UART
Main clock
oscillator
Divide-by-two
FCH
Oscillation stabilization
delay controller
Pin
SCK
Free-run counter
controller
Divide-by-four
Sleep/stop mode
oscillation stabilization delay
FCH: Main clock oscillation frequency
tinst: Instruction cycle (divide-by-four main clock oscillation)
Clock mode
Stop mode
3
4
2
8-bit PWC timer
3
3